Find Jobs
Hire Freelancers

Solving questions based these topics

$10-30 CAD

Cerrado
Publicado hace más de 3 años

$10-30 CAD

Pagado a la entrega
Boolean logic Digital system design, Design metrics, Describe and design synchronous circuits Field programmable Array (FPGA), Hard description Language( Verilog), Finite State Machines (FSM) / Construct FSMs CMOS Transistors
ID del proyecto: 28457715

Información sobre el proyecto

10 propuestas
Proyecto remoto
Activo hace 3 años

¿Buscas ganar dinero?

Beneficios de presentar ofertas en Freelancer

Fija tu plazo y presupuesto
Cobra por tu trabajo
Describe tu propuesta
Es gratis registrarse y presentar ofertas en los trabajos
10 freelancers están ofertando un promedio de $26 CAD por este trabajo
Avatar del usuario
i am an electronics engineer and an embedded developer and having expertise in DLD, FPGA, VLSI, VHDL/verilog, finite state machine, ALU, FLip flop etc. let me know the details.
$50 CAD en 7 días
5,0 (27 comentarios)
4,7
4,7
Avatar del usuario
Hi, I am a electronics and communication engineer with more than 2 years of experience. I have done many projects in past. So I think I. can help you. Let's discuss more over chat. Please look at my profile once.
$10 CAD en 1 día
5,0 (26 comentarios)
4,4
4,4
Avatar del usuario
Hello... I am Digital design engineer havinf experience of FPGA based digital system design for more than 5 years.
$30 CAD en 1 día
5,0 (18 comentarios)
4,3
4,3
Avatar del usuario
MASTERS IN ELECTRICAL ENGINEERING HELLO DEAR CLIENT I have gone through your project details and the work is DOABLE since its within my area of EXPERTISE.I will tackle are required guideline to deliver desired goal Please consider my bid. THANKS.
$20 CAD en 7 días
4,2 (6 comentarios)
4,6
4,6
Avatar del usuario
Hello, I hove gone through the job posting then understood the requirements and very much interested to work with you . I am very good in Digital circuit design. I have five plus years of experience in verilog/vhdl. I have successfully finished multiple projects in verilog/vhdl. I can help you with my experience and provide you good results. For more details please go through my profile. I hope we will work together. Regards, Yakub
$35 CAD en 2 días
5,0 (2 comentarios)
2,7
2,7
Avatar del usuario
Hi, I am an RTL Design Engineer and I have had first-hand experience in dealing with various Verilog related projects. I have gone through your task description and I am confident that I can help you out with answering any questions related to VLSI. Feel free to reach me out here so that we can discuss more.
$20 CAD en 1 día
5,0 (2 comentarios)
1,5
1,5
Avatar del usuario
I have good knowledge in Combinational logic sequential logic and I am good at verilog coding..............
$20 CAD en 5 días
0,0 (0 comentarios)
0,0
0,0
Avatar del usuario
I see your job suits my career and personality, I would assure you that your project can be done in about a week excluding the design of the synchronous circuit.
$20 CAD en 7 días
0,0 (0 comentarios)
0,0
0,0
Avatar del usuario
HI, I am good at all the topics you mentioned in the description. I can really help you.
$30 CAD en 1 día
0,0 (0 comentarios)
0,0
0,0
Avatar del usuario
I am very confident in getting this job done timely. I am an fpga design engineer with digital circuit design expertise. I can give you snapshots of results and then you may decide to buy it or not?
$25 CAD en 3 días
0,0 (0 comentarios)
0,0
0,0

Sobre este cliente

Bandera de CANADA
Toronto, Canada
5,0
1
Forma de pago verificada
Miembro desde dic 1, 2020

Verificación del cliente

¡Gracias! Te hemos enviado un enlace para reclamar tu crédito gratuito.
Algo salió mal al enviar tu correo electrónico. Por favor, intenta de nuevo.
Usuarios registrados Total de empleos publicados
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Cargando visualización previa
Permiso concedido para Geolocalización.
Tu sesión de acceso ha expirado y has sido desconectado. Por favor, inica sesión nuevamente.