Altera Quartus Sp13 - Verilog delay/timing project

I have a simple multiplexer circuit that uses off the shelf 74LS logic chips. Years ago this circuit was converted from off the shelf parts to Verilog for a CPLD to save much needed space. The platform selected at the time was Atmel's Chip Designer using the ATF150x CPLD. The Atmel CPLD's are a little large compared to todays offerings. Atmel's software also doesn't run well on any newer PC. The decision was made to move to a new CPLD platform, that being Altera's Quartus SP13. The CPLD we've selected to use is the 3000A with a pin to pin delay of 10ns. Due to the new CPLD and new software, our simple multiplexer circuit (written in Verilog) still works but has timing issues. In order to get it to run almost perfect, I have to run the clock input and a control line through a buffer to add some delay. The external 74LS buffer has an average delay of 8ns with a single pass being not enough and 2 passes being too much. What I require is someone who knows Verilog and Altera's Quartus software very well to take this design and add in the required delays.