Verilog / VHDL Jobs

Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Contratar a Verilog / VHDL Designers

Filtro

Mis búsquedas recientes
Filtrar por:
Presupuesto
a
a
a
Tipo
Habilidades
Idiomas
    Estado del trabajo
    17 trabajados encontrados, precios en USD
    Verilog expert 6 días left

    an expert on verilog needed for a simple analysis

    $31 (Avg Bid)
    $31 Oferta Promedio
    18 ofertas

    i need the assistance of a very good verilog expert for FPGA, just needs a simple program to work on some simple module boards, its quite urgent....thanks

    $26 (Avg Bid)
    $26 Oferta Promedio
    8 ofertas
    chess clock vhdl 5 días left

    designing and simulation an fpga based chess clock circuit using vhdl

    $28 (Avg Bid)
    $28 Oferta Promedio
    7 ofertas

    Build PV system suing Beta MPPT method in Matlab/Simulink Please ensure that you work with Beta method before any bidding. Thanks

    $128 (Avg Bid)
    $128 Oferta Promedio
    9 ofertas
    Digital Systems Design 5 días left
    VERIFICADO

    1. Through the practical use of the Verilog hardware description language (HDL), consolidate understanding of the theory of combinational and sequential circuits and how these combine in the design of digital computing circuits. 2. Analyse how mathematics is performed in custom circuits, and how arithmetic units can be combined to implement complex compute datapaths.

    $107 (Avg Bid)
    $107 Oferta Promedio
    12 ofertas

    3 increment 3 till 42 d flip flop counter design

    $32 (Avg Bid)
    $32 Oferta Promedio
    7 ofertas

    Power optimisation of both a high-speed counter and a retiming element for 2.4 GHz digital PLLs

    $147 (Avg Bid)
    $147 Oferta Promedio
    3 ofertas

    Dear Frealeancer, I need You to do me a project and because of the complexity of the project it is mandatory that you have experience in : - VHDL - Assembler - C Development environment for the project is Quartus and QuestaSim/ModelSim ! The project is about implementing the ALU, Access to memory unit and Pipeline from ALU in VHDL code. Architecture to be implemented: MiRiV – a ...

    $213 (Avg Bid)
    $213 Oferta Promedio
    11 ofertas
    RISC-V on FPGA 4 días left
    VERIFICADO

    Looking for an expert to guide me on how to implement RISCV on FPGA

    $159 (Avg Bid)
    $159 Oferta Promedio
    4 ofertas
    Xilinx Developer needed_8263 -- 3 3 días left
    VERIFICADO

    A reliability enhanced video storage architecture in hybrid SLC/MLC NAND flash memory

    $159 (Avg Bid)
    $159 Oferta Promedio
    3 ofertas

    I need windows miner application and fpga bitstream for 3 Xilinx chips , vu9p, Vu13p, vu35p. X21s algorithm “pigeon coin” 2 week timeline .payable upon completion before handover. Send over test files once approved I will send all funds and you will then send all source code and streams etc

    $2530 (Avg Bid)
    $2530 Oferta Promedio
    12 ofertas
    i need tanner software expert 3 días left
    VERIFICADO

    i need just help in my project .i am doing my VLSI project in [iniciar sesión para ver URL] any one who is expert in tanner software.

    $20 (Avg Bid)
    $20 Oferta Promedio
    2 ofertas
    project for Ankita L. 1 día left
    VERIFICADO

    this project is for Ankita L.

    $21 (Avg Bid)
    $21 Oferta Promedio
    6 ofertas

    I need a MAX5705 model in VHDL, the simpler the better. It has to use sine wave datapoints (and randomly generated white noise as a second option) as input. My assigment is to create FPGA structure of this DAC converter with VHDL components same (or similar) as in documentation of MAX5705.

    $79 (Avg Bid)
    $79 Oferta Promedio
    7 ofertas

    This is a Computer Architecture project and this project contains 50% marks. [iniciar sesión para ver URL] the application must use ModelSim simulator. 2. Please design a 16-bits CPU which can perform all the operation stated. [iniciar sesión para ver URL] all the operation, please give a clearer explanation once done.

    $121 (Avg Bid)
    $121 Oferta Promedio
    16 ofertas

    Por favor, regístrate o inicia sesión para ver los detalles.

    Sellado Acuerdo de Confidencialidad

    Por favor, regístrate o inicia sesión para ver los detalles.

    Destacado Sellado Acuerdo de Confidencialidad